|
We are porting a number of our software products to the AT91RM9200DK.
With an ARM MultiICE, we are unable to use breakpoints or halt the processor in code which utilizes the MMU without encountering an error about being unable clean D-Cache. This message aparently is generated by the MultiICE, rather than the debugger.
The MultiICE requires a small area of available memory to run its own cache cleaning routine when servicing breakpoints. Even though we are mapping all of RAM so that virtual = physical, we can find no location in RAM which allows this to work.
Code which does not utilize the MMU does not encounter this problem.
We have worked with this code successfully on other 920T targets. Has anyone had success debugging code which utilized the MMU on the AT91RM9200DK?
|